FORM PTO-1449 U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE	ATTORNEY DOCKET NO. 826.1903	APPLICATION NO. 10/705,847
LIST OF REFERENCES CITED BY APPLICANT	FIRST NAMED INVENTOR Hiroyuki HIGUCHI	
(Use several sheets if necessary)	FILING DATE November 13, 2003	GROUP ART UNIT 2825

U.S. PATENT DOCUMENTS

EXAMINER INITIAL		DOCUMENT NO.	DATE	NAME	CLASS	SUB-CLASS	FILING DATE
	AA						
	AB						
	AC						
	AD						
	AE						
	AF						

FOREIGN PATENT DOCUMENTS

		DOCUMENT NO.	DATE	COUNTRY	CLASS	SUB-CLASS	TRANSLATION YES	TRANSLATION NO
	AG							
	AH							
	AI							
	AJ							
	AK							
	AL							

OTHER REFERENCES (INCLUDING AUTHOR, TITLE, DATE, PERTINENT PAGES, ETC.)

NND	AM	H. HIGUCHI, "An Implication-based Method to Detect Multi-Cycle Paths in Large Sequential Circuits", In Proceedings of the 39th ACM/IEEE Design Automation Conference, pages 164-169, 2002.
NND	AN	K. NAKAMURA, et al., "Waiting False Path Analysis of Sequential Logic Circuits for Performance Optimization", IEEE/ACM ICCAD 98 pp. 392-395, 2002
NND	AO	S. DAVADAS et al., "Logic Synthesis", p. 236-241, McGraw-Hill, 1994

EXAMINER	DATE CONSIDERED 02/13/2006

EXAMINER: Initial if reference considered, ~~whether or~~ not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

©2001 Staas & Halsey LLP